## MC74VHC139

## Dual 2-to-4 Decoder/ Demultiplexer

The MC74VHC139 is an advanced high speed CMOS 2-to-4 decoder/ demultiplexer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

When the device is enabled ( $\overline{\mathrm{E}}=$ low), it can be used for gating or as a data input for demultiplexing operations. When the enable input is held high, all four outputs are fixed high, independent of other inputs.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V , allowing the interface of 5 V systems to 3 V systems.

- High Speed: $\mathrm{t}_{\mathrm{PD}}=5.0 \mathrm{~ns}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}(\mathrm{Max})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High Noise Immunity: $\mathrm{V}_{\mathrm{NIH}}=\mathrm{V}_{\mathrm{NIL}}=28 \% \mathrm{~V}_{\mathrm{CC}}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 5.5 V Operating Range
- Low Noise: $\mathrm{V}_{\mathrm{OLP}}=0.8 \mathrm{~V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V; Machine Model > 200 V
- Chip Complexity: 100 FETs or 25 Equivalent Gates
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com
MARKING DIAGRAMS


$$
\begin{array}{ll}
\text { A } & =\text { Assembly Location } \\
\text { WL, } \mathrm{L} & =\text { Wafer Lot } \\
\text { YY, Y } & =\text { Year } \\
\text { WW, W } & =\text { Work Week }
\end{array}
$$

## PIN ASSIGNMENT

| Ea | $1 \bullet$ | 16 | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: |
| A0a | 2 | 15 | Eb |
| A1a | 3 | 14 | AOb |
| YOa | 4 | 13 | A1b |
| Y1a | 5 | 12 | YOb |
| Y2a | 6 | 11 | Y1b |
| Y3a | 7 | 10 | Y2b |
| GND [ | 8 | 9 | Y3b |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.


Table 1. FUNCTION TABLE

| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | A1 | A0 | Y0 | Y1 | Y2 | Y3 |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | L | H | H | L | H | H |
| L | H | L | H | H | L | H |
| L | H | H | H | H | H | L |

Figure 1. Logic Diagram


Figure 2. Expanded Logic Diagram
(1/2 of Device)


Figure 3. Input Equivalent Circuit


Figure 4. IEC Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Diode Current | -20 | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\text {CC }}$ and GND Pins | $\pm 75$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air,SOIC Packages <br>  <br> TSSOP Package ${ }^{\dagger}$ | 500 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
$\dagger$ Derating - SOIC Packages: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 2.0 | 5.5 | V |  |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage |  | 0 | 5.5 | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time <br> (Figure 3) | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 | 100 | $\mathrm{~ns} / \mathrm{V}$ |

The $\theta_{\mathrm{JA}}$ of the package is equal to $1 /$ Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{Cc}}$ ). Unused outputs must be left open.

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1\% BOND FAILURES

| Junction Temperature ( ${ }^{\circ} \mathrm{C}$ ) | Time, Hours | Time, Years |
| :---: | :---: | :---: |
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |



Figure 5. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\leq 85^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=\leq 125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum <br> High-Level Input Voltage |  | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{array}{\|c} \hline 1.5 \\ 2.1 \\ 3.15 \\ 3.85 \end{array}$ |  |  | $\begin{gathered} 1.5 \\ 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ |  | $\begin{gathered} 1.5 \\ 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum <br> Low-Level Input Voltage |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  |  | $\begin{gathered} 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ |  | $\begin{gathered} 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ |  | $\begin{gathered} \hline 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum <br> High-Level Output Voltage $\mathrm{V}_{I N}=\mathrm{V}_{I H} \text { or } \mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 2.9 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ |  | 1.9 2.9 4.4 |  | 1.9 2.9 4.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{IOH}_{\mathrm{OH}}=-4 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 2.58 \\ & 3.94 \end{aligned}$ |  |  | $\begin{aligned} & 2.48 \\ & 3.80 \end{aligned}$ |  | $\begin{aligned} & 2.34 \\ & 3.66 \end{aligned}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{l}_{\mathrm{OL}}=50 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & \hline 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{IOL}_{\mathrm{OL}}=4 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \end{aligned}$ |  |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ |  | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ |  | $\begin{aligned} & 0.52 \\ & 0.52 \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ or GND | $\begin{aligned} & \hline 0 \text { to } \\ & 5.5 \end{aligned}$ |  |  | $\pm 0.1$ |  | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ICC | Maximum <br> Quiescent Supply <br> Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 |  |  | 4.0 |  | 40.0 |  | 40.0 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tPHL } \end{aligned}$ | Maximum <br> Propagation Delay, $A$ to Y | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{VC}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 7.2 \\ & 9.7 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 14.5 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 13.0 \\ & 16.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 16.5 \end{aligned}$ | ns |
|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{VC}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 9.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.5 \\ 10.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.5 \\ 10.5 \end{gathered}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | Maximum Propagation Delay, E to Y | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{VC}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 6.4 \\ & 8.9 \end{aligned}$ | $\begin{gathered} 9.2 \\ 12.7 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 11.0 \\ & 14.5 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 11.0 \\ & 14.5 \end{aligned}$ | ns |
|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{VC}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & \hline 6.3 \\ & 8.3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ |  |
| $\mathrm{Cl}_{\text {IN }}$ | Maximum Input Capacitance |  |  | 4 | 10 |  | 10 |  | 10 | pF |


|  | Power Dissipation Capacitance (1) | Typical @ $\mathbf{2 5} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{5 . 0} \mathbf{V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {PD }}$ | pF |  |  |

1. $C_{P D}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}(\mathrm{OPR})}=\mathrm{C}_{P D} \bullet \mathrm{~V}_{\mathrm{CC}} \bullet \mathrm{f}_{\text {in }}+\mathrm{I}_{\mathrm{CC}} / 2$ (per decoder). $\mathrm{C}_{\mathrm{PD}}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

## MC74VHC139

## SWITCHING WAVEFORMS



Figure 6.


Figure 7.
Figure 8. Test Circuit

## MC74VHC139

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| MC74VHC139DR2G | SOIC-16 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| MC74VHC139DTR2G | TSSOP-16 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SOIC-16 9.90x3.90×1.50 1.27P
CASE 751B
ISSUE L
DATE 29 MAY 2024

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 mm PER SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.


| MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: |
| DIM | MIN | NOM | MAX |
| A | 1.35 | 1.55 | 1.75 |
| A1 | 0.00 | 0.05 | 0.10 |
| A2 | 1.35 | 1.50 | 1.65 |
| b | 0.35 | 0.42 | 0.49 |
| c | 0.19 | 0.22 | 0.25 |
| D | 9.90 BSC |  |  |
| E | 6.00 BSC |  |  |
| E1 | 3.90 BSC |  |  |
| e | 1.27 BSC |  |  |
| h | 0.25 | --- | 0.50 |
| L | 0.40 | 0.83 | 1.25 |
| L1 | 1.05 REF |  |  |
| O | 0 | --- | $7 \cdot$ |
| TOLERANCE OF FORM AND POSITION |  |  |  |
| aaa | 0.10 |  |  |
| bbb | 0.20 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.25 |  |  |
| eee | 0.10 |  |  |



RECOMMENDED MOUNTING FOOTPRINT
*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B |  | Document Repositon: rin red. |
| :---: | :---: | :---: | :---: |
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1.27P |  | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

## GENERIC

MARKING DIAGRAM*

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: |  | STYLE 2: |  | STYLE 3: |  | STYLE 4: |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN 1. | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE \#1 | PIN 1. | COLLECTOR, DYE \#1 |
| 2. | BASE | 2. | ANODE | 2. | BASE, \#1 | 2. | COLLECTOR, \#1 |
| 3. | Emitter | 3. | NO CONNECTION | 3. | EMITTER, \#1 | 3. | COLLECTOR, \#2 |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, \#1 | 4. | COLLECTOR, \#2 |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, \#2 | 5. | COLLECTOR, \#3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, \#2 | 6. | COLLECTOR, \#3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, \#2 | 7. | COLLECTOR, \#4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, \#2 | 8. | COLLECTOR, \#4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, \#3 | 9. | BASE, \#4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, \#3 | 10. | EMITTER, \#4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, \#3 | 11. | BASE, \#3 |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, \#3 | 12. | EMITTER, \#3 |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, \#4 | 13. | BASE, \#2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, \#4 | 14. | EMITTER, \#2 |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, \#4 | 15. | BASE, \#1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, \#4 | 16. | EMITTER, \#1 |
| STYLE 5: |  | STYLE 6: |  | STYLE 7: |  |  |  |
| PIN 1. | DRAIN, DYE \#1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH |  |  |
| 2. | DRAIN, \#1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT) |  |  |
| 3. | DRAIN, \#2 | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT) |  |  |
| 4. | DRAIN, \#2 | 4. | CATHODE | 4. | GATE P-CH |  |  |
| 5. | DRAIN, \#3 | 5. | CATHODE | 5. | COMMON DRAIN (OUTPUT) |  |  |
| 6. | DRAIN, \#3 | 6. | CATHODE | 6. | COMMON DRAIN (OUTPUT) |  |  |
| 7. | DRAIN, \#4 | 7. | CATHODE | 7. | COMMON DRAIN (OUTPUT) |  |  |
| 8. | DRAIN, \#4 | 8. | CATHODE | 8. | SOURCE P-CH |  |  |
| 9. | GATE, \#4 | 9. | ANODE | 9. | SOURCE P-CH |  |  |
| 10. | SOURCE, \#4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPUT) |  |  |
| 11. | GATE, \#3 | 11. | ANODE | 11. | COMMON DRAIN (OUTPUT) |  |  |
| 12. | SOURCE, \#3 | 12. | ANODE | 12. | COMMON DRAIN (OUTPUT) |  |  |
| 13. | GATE, \#2 | 13. | ANODE | 13. | GATE N-CH |  |  |
| 14. | SOURCE, \#2 | 14. | ANODE | 14. | COMMON DRAIN (OUTPUT) |  |  |
| 15. | GATE, \#1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPUT) |  |  |
| 16. | SOURCE, \#1 | 16. | ANODE | 16. | SOURCE N-CH |  |  |


| DOCUMENT NUMBER: | 98ASB42566B | Electronic Versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-16 9.90X3.90X1.501.27P | PAGE 2 OF 2 |

[^1]

TSSOP-16 WB
CASE 948F
ISSUE B
DATE 19 OCT 2006


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 ( 0.006 ) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 ( 0.010 ) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL in EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE - $W$ -

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.90 | 5.10 | 0.193 | 0.200 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| c |  | 1.20 |  | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | SC | 0.026 | BSC |
| H | 0.18 | 0.28 | 0.007 | 0.011 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BC | 0.25 | BSC |
| M | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |



| GENERIC <br> MARKING DIAGRAM* |  |
| :---: | :---: |
|  |  |
| XXXX | = Specific Device Code |
| A | = Assembly Location |
| L | = Wafer Lot |
| Y | = Year |
| W | = Work Week |
| G or - | = Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\bullet}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-16 | PAGE 1 OF 1 |

[^2]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

[^1]:    onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

[^2]:    onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

